


# R-DIBL and NDR Caused by Transient Negative Capacitance and The Impact of Charge Trap in FeFET


強誘電体トランジスタにおける負性容量による逆DIBLと負性抵抗の発現、および電荷トラップの影響

## Background



**Advantages of NCFET**

- High on-state current
- CMOS compatible material (FE-HfO<sub>2</sub>) and process
- Minimum circuit design modification



**Subthreshold slope (SS):**


$$SS = \frac{\partial V_G}{\partial(\log_{10} I_D)} = \frac{\partial \phi_s}{\partial(\log_{10} I_D)} \frac{\partial V_G}{\partial \phi_s}$$

$$C_{int} = 60 \frac{\partial V_G}{\partial V_{int}} \frac{\partial V_{int}}{\partial \phi_s} = 60 \left( 1 + \frac{C_{int}}{C_{FE}} \right) \left( 1 + \frac{C_s}{C_{OX}} \right)$$


Sub-60 mV/dec SS ←  $< 1$  Negative C<sub>FE</sub>

## NC effect: Static vs Transient



Quasi-static NC (QSNC) predicted by single-domain Landau theory



Transient NC (TNC) with multi-domain Preisach model







## Transient NC and related physics



## Impact of charge trap & fixed charge

MFIS with charge trap & fixed charge

- It is inevitable to form charge trap and fixed charge in MFIS structure.
- A sheet with traps and fixed charge are assumed at the bottom of HZO.
- N<sub>t</sub> is 2.6 × 10<sup>20</sup> cm<sup>-3</sup> and the traps are uniformly distributed 0.83eV above the midgap with a bandwidth of 0.22eV.
- N<sub>f</sub> is assumed to be 3 × 10<sup>13</sup> cm<sup>-2</sup>.



## Summary

- 1) Develop simulation framework for FeFET based on the TNC theory and explore the physical mechanism of TNC.
- 2) The model clarified the mechanism of R-DIBL and NDR which are uniquely observed in FeFET.
- 3) Charge trap and fixed charge are incorporated in the model and reproduced measurement result of hysteresis-free and steep SS FeFET.

本研究の一部はJSTさきがけ、科研費、JST SICORPの援助を受けた。